

**Application No.** : 10/603,426  
**Filed** : June 24, 2003  
**Response Dated** : June 17, 2004  
**Action Dated** : May 28, 2004

### **AMENDMENTS TO THE CLAIMS**

The following list of claims will replace all prior versions, and listings, of claims in the application:

#### **Listing of Claims:**

1. (Original) A multibit non-volatile memory cell structure comprising:  
a semiconductor substrate of a first conductivity type;  
first and second junction regions of a second conductivity type, said first and said second junction regions defining at least a portion of first and second bitlines, respectively; and  
a select gate defining therein at least a portion of a wordline, which extends perpendicular to said first and said second bitlines, wherein read, write and erase functions for each cell involve only two polysilicon layers, and wherein each cell comprises at least two locations for storing a charge representing at least one bit.
2. (Original) A device according to Claim 1, wherein at least an edge of said first bitline is substantially collinear with an edge of one of said two locations for storing the charge, and at least an edge of said second bitline is substantially collinear with one of said two locations for storing the charge, and wherein the select gate separates said two locations for storing the charge.
3. (Original) A device according to Claim 2, wherein the charge storage locations comprise a vertical cross-section of uniform thickness.
4. (Original) A device according to Claim 3, wherein a first dielectric layer separates a first layer of said two polysilicon layers from said semiconductor substrate, and a second dielectric layer separates a second layer of said two polysilicon layers from said semiconductor substrate.
5. (Original) A device according to Claim 4, wherein said first and second charge storing locations comprise floating gates, and the charge is stored within said first polysilicon layer of each charge storage location.

**Application No.** : 10/603,426  
**Filed** : June 24, 2003  
**Response Dated** : June 17, 2004  
**Action Dated** : May 28, 2004

6. (Original) A device according to Claim 5, further comprising first and second program gates formed parallel to said wordline within said second polysilicon layer, said

first and said second program gates being overlapping with said first and said second charge storing locations, respectively.

7. (Original) A device according to Claim 5, wherein said first polysilicon layer is located underneath said wordline.

8. (Original) A device according to Claim 4, wherein said first and second charge storage locations comprise program gates, and said first dielectric layer comprises a charge storing dielectric.

9. (Original) A device according to Claim 8, wherein said charge storing dielectric comprises an oxide having polysilicon nanocrystals or nitride, said nitride or polysilicon being capable of holding charge in selected regions thereof and said first polysilicon layer is configured as program gate.

10. (Original) A device according to Claim 9, wherein said second dielectric layer comprises a charge storing dielectric.

11. (Original) A device according to claim 10, wherein said charge storing dielectric of said second dielectric layer comprises a nitride or an oxide having polysilicon nanocrystals, said nitride or oxide being capable of holding charge in selected regions thereof.

12. Cancelled

13. Cancelled

14. Cancelled

15. Cancelled

16. Cancelled

17. Cancelled

18. Cancelled

**Application No.** : 10/603,426  
**Filed** : June 24, 2003  
**Response Dated** : June 17, 2004  
**Action Dated** : May 28, 2004

19. (Original) A multibit non-volatile memory cell array comprising:

a plurality of memory cells arranged in an active area region as a matrix of rows and columns, each memory cell comprising:

a semiconductor substrate of a first conductivity type;

first and second junction regions of a second conductivity type, said first

and said second junction regions forming at least a portion of first and second bitlines, respectively;

a select gate forming at least a portion of a wordline extending perpendicularly to said first and said second bitlines;

wherein read, write and erase functions for each cell involve use of only two polysilicon layers, and wherein each memory cell has at least two locations for storing a charge representing at least one bit.

20. (Original) A memory cell array according to Claim 19, wherein first and second program gates are formed in a first polysilicon layer, and further comprising a contact pad formed in the first polysilicon layer for each of said program gates, said contact pad for said program gate being alternately formed at opposite sides of the memory matrix.